At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position Description Lead one foundry PE team to help customers dev or enh PDK, while receive
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Bachelor’s degree is required, with 6+ years of experience in IC design, electronic engineering, or computer
数字后端PR工程师 上海 正式 芯片类 职位描述 1、熟悉设计实现流程(RTL to GDS)。2、专注于物理实现部分，包括floorplan IO planning power planning placement CTS routing timing fix等。3、熟练掌握芯片物理版图修改和验证，包括ERC DRC LVS DFM等。4、熟悉芯片级电源功耗分析和完整性分析，包括IR-drop和EM等。5、具有一定的SDC timing STA调试和解析能力。6、附加IO ESD SSO检查，RDL routing等能力。 职位要求 1、有数字后端设计直接经验，熟悉linux环境，熟练编写perl、csh、bash、tcl等脚本。2、熟悉后端完整开发流程。3、有DFT经验优先。4、有成功流片经验优先。5、具有较强的学习能力、分析能力、沟通能力和团队合作精神。6、较好的英语阅读，和文档写作能力。7、本科及以上学历，微电子、电子工程、电子信息工程或相关专业。 投递...
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Company: Qualcomm China Job Area:Engineering Group, Engineering Group Hardware Applications Engineering General Summary: We are looking for a seasoned ASIC Backend Customer Support Engineer with solid physical design background to deliver high‑quality post‑sales technical support to
Company: Qualcomm China Job Area:Interns Group, Interns Group Interim Engineering Intern - SW General Summary: 1. Handle synthesis/DFT logic insertion and ATPG pattern generation. 2. Handle physical design tasks from verilog netlist to GDS. 3. Handle
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Lead Custom Layout Design Engineer Position Description: Responsible for custom layout floorplan, matching guides, resistor/capacitor placement,
PD/后端工程师 上海、武汉 全职 芯片板块 职位描述 1. 负责数字后端设计实现，包括Floorplan, Powerplan, Place, CTS and Route。2. 负责数字后端物理验证，包括DRC, LVS, ERC, PERC, DFM。3. 负责数字后端签核验收，包括Timing, Power Integrity, Low Power Check, Formality。4. 参与数字后端流程搭建，包括PR, PEX, STA, PV, IR, EM。5. 与设计前端合作，参与重要IP的PPA评估和优化。 职位要求 1.本科及以上学历，集成电路、微电子、计算机、通信等相关专业。2.1年以上数字后端经验，具有16nm/12nm/7nm/5nm等先进工艺流片经验者优先。3. 能熟练使用主流EDA工具。4. 能熟练使用Shell、Tcl、Perl、Python等脚本语言。5. 参与过后端流程搭建和优化者优化。6. 具有良好的沟通能力，团队合作精神和认真负责的工作态度。
At Roche you can show up as yourself, embraced for the unique qualities you bring. Our culture encourages personal expression, open dialogue, and genuine connections, where you are valued, accepted and respected for who you are,